



PIC16C74


- RISC mikrokrmlnik
- 35 ukazov fiksne dolžine
- $4K \times 14$ besed programskega pomnilnika
- 192 bajtov podatkovnega pomnilnika (registri)
- 33 vhodno/izhodnih priključkov
- 3 časovniki (2×8 bit in 1×16 bit)
- 8 analogno/digitalnih pretvornikov
- sinhroni serijski vmesnik (I²C)
- asinhroni serijski vmesnik (RS232)
- 12 prekinitvenih izvorov
- 2 modula za obdelavo časovnih signalov





Organizacija pomnilnika

■ Programski pomnilnik



- 13 bitni naslovi (8K)
- 8 vgnezditev kljucov podprogramov
- rezdeljen na strani po 2K
- reset vektor
- prekinitveni vektor


■ Podatkovni pomnilnik (regstri)

- posebno (0-1f) in splošno namenski (20-7f) registri
- rezdeljeni v dve banki
- direktni in posredni dostop (STATUS, FSR in INDF)

File Address			
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h	PORTD ⁽²⁾	TRISD ⁽²⁾	88h
09h	PORTE ⁽²⁾	TRISE ⁽²⁾	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh	PIR2	PIE2	8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCP1L		95h
16h	CCP1H		96h
17h	CCP1CON		97h
18h	RCSTA	TXSTA	98h
19h	TXREG	SPBRG	99h
1Ah	RCREG		9Ah
1Bh	CCP2L		9Bh
1Ch	CCP2H		9Ch
1Dh	CCP2CON		9Dh
1Eh	ADRES		9Eh
1Fh	ADC0N0	ADC0N1	9Fh
20h			A0h
	General Purpose Register	General Purpose Register	
7Fh			FFh
	Bank 0	Bank 1	

Direktni in posredni dostop


FIGURE 4-18: DIRECT/INDIRECT ADDRESSING



■ Osnovni namenski registri


Programski števec


PC equ 2



Zadrževalni register za PŠ

PCLATH equ 0ah





Statusni register

STATUS equ 3

7	2	0
IRP	RP1 RP0	Z DC C


- Z - 1 => rezultat operacije = 0
- C - 1 => pri operaciji je prišlo do prenosa
- DC-1 => prenos med bitoma 3 in 4

IRP,RP1,RP0 - naslavljanje registrov



$$\begin{array}{r} 00000001 \\ + 11111111 \\ \hline C = \boxed{1}000\cancel{0}\cancel{0}000 \\ DC = 1 \quad Z = 1 \end{array}$$

Vhodno izhodni registri

- Registr smeri (TRISA, TRISB, TRISC, TRISE)



- Vhodno/izhodna vodila (PORTA, PORTB, ..., PORTE)




Večina priklučkov ima dvojno funkcije. Ob zagoru so vodila B, C in D konfigurirana kot vhodno/izhodni priključki (vhodi), vodili A in E pa kot analogni vhodi.

Nabor ukazov

■ Ukazi za premikanje podatkov

MOVF	f,d	f → W ali f → f
MOVF	f	W → f
MOVWF	k	k → W
MOVLW	f	0 → f
CLRF		0 → W
CLRW		zamenja
SWAPF	f,d	spodnje in zgornje 4 bite

f - številka registra
d - rezultat operacije
(0 - W, 1 - reg)
k - konstanta



■ Aritmetični ukazi

ADDWF	f,d	$f + W \rightarrow W$ ali $f + W \rightarrow f$
SUBWF	f,d	$f - W \rightarrow W$ ali $f - W \rightarrow f$
INCF	f,d	$f + 1 \rightarrow W$ ali $f + 1 \rightarrow f$
DECWF	f,d	$f - 1 \rightarrow W$ ali $f - 1 \rightarrow f$
ADDLW	K	$K + W \rightarrow W$
SUBLW	K	$K - W \rightarrow W$


f - številka registra
d - rezultat operacije
(0 - W, 1 - reg)
K - konstanta

■ Logični ukazi

ANDWF	f,d	$f \text{ and } W \rightarrow W$ ali $f \text{ and } W \rightarrow f$
IORWF	f,d	$f \text{ or } W \rightarrow W$ ali $f \text{ or } W \rightarrow f$
XORWF	f,d	$f \text{ xor } W \rightarrow W$ ali $f \text{ xor } W \rightarrow f$
ANDLW	K	$K \text{ and } W \rightarrow W$
IORLW	K	$K \text{ or } W \rightarrow W$
XORLW	K	$K \text{ xor } W \rightarrow W$
COMF	f,d	$\text{not } f \rightarrow W$ ali $\text{not } f \rightarrow f$

A	B	and	or	xor
0	0	0	0	0
0	1	0	1	1
1	0	0	1	1
1	1	1	1	0

■ Ukazi rotiranja



■ Ukazi za delo z biti

- | | | |
|-----|-----|--|
| BCF | f,b | briše bit b v registru f |
| BSF | f,b | postavi bit b v registru f
b = 0..7 |

- Ukazi za nadzor izvajanja programa

GOTO	K	brezpogojni skok na lokacijo K
BTFSC	f,b	testira bit b v registru f in preskoči naslednji ukaz, če je bit zbrisan (0)
BTFSS	f,b	testira bit b v registru f in preskoči naslednji ukaz, če je bit postavljen (1)
INCFSZ	f,d	izvede INCF in preskoči naslednji ukaz, če je rezultat 0
DECFSZ	f,d	izvede DECF in preskoči naslednji ukaz, če je rezultat 0
CALL	K	klic podprograma
RETURN		vrnitev iz podprograma
RETLW	K	vrnitev s konstanto
RETIE		vrnitev iz prekinitvene rutine

■ Sistemski ukazi

NOP porabi čas

CLRWDT izbriše časovni stražnik (watch-dog timer)
SLEEP preklopi krmilnik v stanje pripravljenosti

Zgledi programov

■ Začetek programov in inicializacija


```
STATUS EQU 3 ; definicija simboličnih konstant
PORTB EQU 6
TRISB EQU 6
RPO EQU 5 ; bita za preklop bank
RP1 EQU 6

ORG 0h ; premik prevajanja na začetek EPROM-a
START BSF STATUS, RPO ; preklop na banko 1
BCF STATUS, RP1

MOVlw 0fh ; inicializacija vodila B (00001111)
MOVWF TRISB ; priključki RB0-RB3 so vhodi,
              ; priključki RB4-RB7 so izhodi
BCF STATUS, RPO ; preklop na banko 0
```

■ Prižiganje lučke (LED)


Na prikluček RB0 je povezana svetleča dioda (LED)



```
PORTRB EQU 6 ; definicija simboličnih konstant  
PORTSB EQU 6  
...  
START ...  
    MOVlw 0 ; inicializacija vodila B  
    MOVWF TRISB ; vse linije vodila B so izhodne  
    ...  
    BSF PORTB, 0 ; prižiganje diode  
    ...  
    BCF PORTB, 0 ; ugašanje diode
```

■ Testiranje stikala

Na prikluček RC0 je povezano stikalo po naslednji shemi




```
PORTE EQU 7 ; definicija simboličnih konstant  
...  
START ...  
    MOVWF OFFH ; inicializacija vodila C  
    MOVWF TRIISC ; vse linije vodila C so vhodne  
    ...  
    BTFSC PORTC, 0 ; testira bit in preskoči, če je "0"  
    GOTO IZKLOP ; tipka je izklopljena  
    VKLOP ... ; tipka je vklopljena
```

Naloga

Na PIC priklučite 8 svetlečih diod in dve tipki. Diode naj svetijo v skladu z nekim binarnim številom. Vsakokrat ko pritisnemo prvo tipko naj se binarna kombinacija poveča za ena, vsakokrat ko pritisnemo drugo tipko pa naj se za ena zmanjša. Program naj ne bo odvisen od tega kako dolgo držimo posamezno tipko.

DIAGRAM POTEKA



USART

Univerzalni sihroni/asinhroni sprejemnik in oddajnik

- Omogoča full duplex asinhroni prenos podatkov ter half duplex sinhroni sprejmem oz. oddajo podatkov
- Omogoča 8 ali 9 bitni prenos (pariteta)
- Ima vgrajeni generator ure prenosa



start podatki pariteta stop

Osnovni registri

Kontrolni in statusni register oddajnika

7

0

0	TX9	TXEN	0	0	0	TRMT	TX9D
0	0	0	0	0	0	0	0

TXSTA EQU 98h

- TX9 8 bitni (0) ali 9 bitni (1) prenos
- TXEN oddaja onemogočena (0) ali omogočena (1)
- TRMT status oddajnega regista: 1 - prazen, 0 - poln
- TX9D 9 bit podatka pri 9 bitnem prenosu

Kontrolni in statusni register sprejemnika

RCSTA EQU 18h

7

0

SPEN	RX9	0	CREN	0	FERR	OERR	RX9D

- SPEN serijski vmesnik onemogočen (0) ali omogočen (1)
(vpliv na priključka RC7/RX/DT in RC6/TX/CK)
- RX9 onemogoči (0) ali omogoči (1) 9 bitni sprejem
- CREN onemogoči (0) ali omogoči (1) sprejem
- FERR napaka okvirja
- OERR napaka preplavitve
- RX9D 9 bit podatka pri 9 bitnem prenosu

Status sprejema

7

5

0


	RCIF						

RCIF 1 - znak je prispel 0 - znaka ni oz. se sprejema

Generator ure (Baud rate generator)

SPBRG

EQU 99h




Določitev hitrosti prenosa podatkov:

$$\text{Hitrost prenosa} = \frac{F_{\text{osc}}}{64(X+1)}$$


Oddajni register
Sprejemni register

TXREG
RCREG


EQU 19h
EQU 1Ah



Delovanje sprejemnika




Delovanje oddajnika




Naloga

Izdelajte program, ki bo preko serijskega vmesnika sprejemal znake iz PC-ja. Vsak sprejeti znak naj takoj pošlje nazaj na PC, pri čemer vse velike črke zamenja z malimi in male z velikimi. Uporabite kvarčni oscilator s frekvenco 16Mhz in postavite hitrost prenosa na 19200 baudov. Podatke prenašajte brez paritete.

DIAGRAM POTEKA




Analogno/digitalni pretvorniki (8 analognih vhodov)



Nabor registrov

Kontrolni register AD 0

ADCON0 EQU 1Fh



ADCS1:0

ura za konverzijo:

- 00 Fosc/2
- 01 Fosc/8
- 10 Fosc/32
- 11 Interni oscillator

GO/DONE

vpis 1 začne
konverzijo

- 1 - v izvajjanju
- 0 - končana

ADON

GO/DONE

CHS2:0

številka kanala:

- | | |
|---------|---------|
| 000 RA0 | 100 RA5 |
| 001 RA1 | 101 RE0 |
| 010 RA2 | 110 RE1 |
| 011 RA3 | 111 RE2 |

ADON

onemogoči (0)
omogoči (1)
AD

Kontrolni register AD 1

ADCON1 EQU 9Fh

7

							PCFG2:0
--	--	--	--	--	--	--	---------

PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	RE0 ⁽¹⁾	RE1 ⁽¹⁾	RE2 ⁽¹⁾	VREF
000	A	A	A	A	A	A	A	A	VDD
001	A	A	A	A	VREF	A	A	A	RA3
010	A	A	A	A	D	D	D	D	VDD
011	A	A	A	A	VREF	D	D	D	RA3
100	A	A	D	D	A	D	D	D	VDD
101	A	A	D	D	VREF	D	D	D	RA3
11x	D	D	D	D	D	D	D	D	—

A = Analog input

D = Digital I/O

Rezultat konverzije

7

--	--	--	--	--	--


ADRES EQU 1Eh

0

--	--	--	--	--

Način povezave A/D pretvornika

FIGURE 13-3: A/D BLOCK DIAGRAM



Naloga

Izdelajte program in skonstruirajte vezje, ki bo omogočilo prikaz trenutne vrednosti vhodnega signala po principu "VU metra". To pomeni da vsaka dioda predstavlja $0,625\text{V}$ vhodne napetosti.







DIAGRAM POTEKA




Naloga

Izdelajte program s katerim boste povezali enostavno tipkovnico in 7 segmentni LED prikazovalnik. Program naj v zanki zazna katera tipka na tipkovnici je pritisnjena, jo dekodira in prikaže na LED prikazovalniku.



1	0	1	1	0	0	0	0
---	---	---	---	---	---	---	---

DIAGRAM POTEKA



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
Bank 0												
00h(4)	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000 0000 0000	0000 0000 0000 0000	
01h	TMR0	Timer0 module's register								XXXXXXXX	uuuu uuuu	
02h(4)	PCL	Program Counter's (PC) Least Significant Byte								0000 0000 0000 0000	0000 0000 0000 0000	
03h(4)	STATUS	IRP7	RP1(7)	RP0	TO	PD	Z	DC	C	0001 1XXX	0000 quuu	
04h(4)	FSR	Indirect data memory address pointer								XXXXXXXX	uuuu uuuu	
05h	PORTA	—	—	PORTA pins when written: PORTA pins when read								
06h	PORTB	PORTB Data Latch when written: PORTB pins when read								XXXXXXXX	uuuu uuuu	
07h	PORTC	PORTC Data Latch when written: PORTC pins when read								XXXXXXXX	uuuu uuuu	
08h(5)	PORTD	PORTD Data Latch when written: PORTD pins when read								XXXXXXXX	uuuu uuuu	
09h(5)	PORTE	—	—	—	—	—	RE2	RE1	RE0	—	—	
0Ah(14)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter							
0Bh(4)	INTCON	GIE	PEIE	T0IE	INTE	RBIIE	T0IF	INTF	RBIF	0000 0000	0000 0000	
0Ch	PIR1	PSPIF3	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
0Dh	PIR2	—	—	—	—	—	—	—	CCP2IF	—	—	
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								XXXXXXXX	uuuu uuuu	
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								XXXXXXXX	uuuu uuuu	
10h	T1CON	—	—	TICKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	—0 0 0000	—uu uuuu	
11h	TMR2	Timer2 module's register								0000 0000	0000 0000	
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	—0 0 0000	—uu uuuu	
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								XXXXXXXX	uuuu uuuu	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
15h	CCPR1L	Capture/Compare/PWM Register1 (LSB)								XXXXXXXX	uuuu uuuu	
16h	CCPR1H	Capture/Compare/PWM Register1 (MSB)								XXXXXXXX	uuuu uuuu	
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	—0 0 0000	—0 0 0000	
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 —0x	0000 —0x	
19h	TXREG	USART Transmit Data Register								0000 0000	0000 0000	
1Ah	RCREG	USART Receive Data Register								0000 0000	0000 0000	
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)								XXXXXXXX	uuuu uuuu	
1Ch	CCPR2H	Capture/Compare/PWM Register2 (MSB)								XXXXXXXX	uuuu uuuu	
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	—0 0 0000	—0 0 0000	
1Eh	ADRES	A/D Result Register								XXXXXXXX	uuuu uuuu	
1Fh	ADC0NO	ADCS1	ADC50	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)								
Bank 1																			
80h ⁽⁴⁾	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)																	
81h	OPTION	TBPU	INTEG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111 1111 1111	0000 0000 0000 0000								
82h ⁽⁴⁾	PCL	Program Counter's (PC) Least Significant Byte																	
83h ⁽⁴⁾	STATUS	IRP ⁽⁷⁾	RP ⁽⁷⁾	RPO	TO	PD	Z	DC	C	0001 1xxx 0000 0000	0000 0000 0000 0000								
84h ⁽⁴⁾	FSR	Indirect data memory address pointer																	
85h	TRISA	—	—	PORTA Data Direction Register															
86h	TRISB	PORTB Data Direction Register																	
87h	TRISC	PORTC Data Direction Register																	
88h ⁽⁵⁾	TRISD	PORTD Data Direction Register																	
89h ⁽⁶⁾	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits				0000 -111 0000 -111								
8Ah ^(1,4)	PCLATH	—	—	—	Write Buffer for the upper 5 bits of the Program Counter														
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	T0IE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x 0000 000a	==0 0000 ==0 0000								
8Ch	PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000 0000 0000	0000 0000 0000 0000								
8Dh	PIE2	—	—	—	—	—	—	—	CCP2IE	----0 ----0 ----0 ----0	----0 ----0 ----0 ----0								
8Eh	PCON	—	—	—	—	—	—	POR	BOR ⁽⁶⁾	----0Q----0Q----0Q----0Q	----0Q----0Q----0Q----0Q								
8Fh	—	Unimplemented																	
90h	—	Unimplemented																	
91h	—	Unimplemented																	
92h	PR2	Timer2 Period Register																	
93h	SSPADD	Synchronous Serial Port (I ² C mode) Address Register																	
94h	SSPSTAT	—	—	D ⁽⁴⁾	P	S	R/W	UA	BF	==00 0000 ==00 0000	0000 0000 0000 0000								
95h	—	Unimplemented																	
96h	—	Unimplemented																	
97h	—	Unimplemented																	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010 0000 -010	0000 0000 0000 0000								
99h	SPBRG	Baud Rate Generator Register																	
9Ah	—	Unimplemented																	
9Bh	—	Unimplemented																	
9Ch	—	Unimplemented																	
9Dh	—	Unimplemented																	
9Eh	—	Unimplemented																	
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	====000	====000								

FIGURE 4-7: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0 IRP	R/W-0 RP1	R/W-0 RP0	R-1 \overline{TO}	R-1 \overline{PD}	R/W-x Z	R/W-x DC	R/W-x C	
bit7									R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset

bit 7: **IRP:** Register Bank Select bit (used for indirect addressing)
 1 = Bank 2, 3 (100h - 1FFh)
 0 = Bank 0, 1 (00h - FFh)

bit 6-5: **RP1:RP0:** Register Bank Select bits (used for direct addressing)
 11 = Bank 3 (180h - 1FFh)
 10 = Bank 2 (100h - 17Fh)
 01 = Bank 1 (80h - FFh)
 00 = Bank 0 (00h - 7Fh)
 Each bank is 128 bytes

bit 4: **\overline{TO} :** Time-out bit
 1 = After power-up, CLRWDT instruction, or SLEEP instruction
 0 = A WDT time-out occurred

bit 3: **\overline{PD} :** Power-down bit
 1 = After power-up or by the CLRWDT instruction
 0 = By execution of the SLEEP instruction

bit 2: **Z:** Zero bit
 1 = The result of an arithmetic or logic operation is zero
 0 = The result of an arithmetic or logic operation is not zero

bit 1: **DC:** Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed)
 1 = A carry-out from the 4th low order bit of the result occurred
 0 = No carry-out from the 4th low order bit of the result

bit 0: **C:** Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
 1 = A carry-out from the most significant bit of the result occurred
 0 = No carry-out from the most significant bit of the result occurred

Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

FIGURE 4-8: OPTION REGISTER (ADDRESS 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
bit7	RBPÜ	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0	bit0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR reset									
bit 7:	RBPÜ: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values								
bit 6:	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin								
bit 5:	T0CS: TMRO Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)								
bit 4:	TOSE: TMRO Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin								
bit 3:	PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module								
bit 2-0:	PS2:PS0: Prescaler Rate Select bits								
	Bit Value	TMRO Rate	WDT Rate						
	000	1 : 2	1 : 1						
	001	1 : 4	1 : 2						
	010	1 : 8	1 : 4						
	011	1 : 16	1 : 8						
	100	1 : 32	1 : 16						
	101	1 : 64	1 : 32						
	110	1 : 128	1 : 64						
	111	1 : 256	1 : 128						

**FIGURE 4-9: INTCON REGISTER
(ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)**

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
bit7	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF
bit 7:	GIE: ⁽¹⁾ Global Interrupt Enable bit 1 = Enables all un-masked interrupts 0 = Disables all interrupts							
bit 6:	PEIE: Peripheral Interrupt Enable bit 1 = Enables all un-masked peripheral interrupts 0 = Disables all peripheral interrupts							
bit 5:	T0IE: TMRO Overflow Interrupt Enable bit 1 = Enables the TMRO interrupt 0 = Disables the TMRO interrupt							
bit 4:	INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt							
bit 3:	RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt							
bit 2:	T0IF: TMRO Overflow Interrupt Flag bit 1 = TMRO register has overflowed (must be cleared in software) 0 = TMRO register did not overflow							
bit 1:	INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur							
bit 0:	RBIF: RB Port Change Interrupt Flag bit 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state							

R	= Readable bit
W	= Writable bit
U	= Unimplemented bit, read as '0'
-n	= Value at POR reset

FIGURE 4-11: PIE1 REGISTER PIC16C73/73A/74/74A/76/77 (ADDRESS 8Ch)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7:	PSPIE⁽¹⁾: Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt						
bit 6:	ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt						
bit 5:	RCIE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt						
bit 4:	TXE: USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt						
bit 3:	SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt						
bit 2:	CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt						
bit 1:	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt						
bit 0:	TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt						

FIGURE 4-13: PIR1 REGISTER PIC16C73/T3A/T4/T4A/T6/T7 (ADDRESS 0Ch)

FIGURE 4-14: PIE2 REGISTER (ADDRESS 8Dh)

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
bit7	—	—	—	—	—	—	CCP2IE

bit 7-1: Unimplemented: Read as '0'

bit 0: CCP2IE: CCP2 Interrupt Enable bit
 1 = Enables the CCP2 interrupt
 0 = Disables the CCP2 interrupt

Legend:
 R = Readable bit
 W = Writeable bit
 U = Unimplemented bit,
 read as '0'
 - n = Value at POR reset

FIGURE 4-15: PIR2 REGISTER (ADDRESS 0Dh)

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
bit7	—	—	—	—	—	—	CCP2IF

bit 7-1: Unimplemented: Read as '0'

bit 0: CCP2IF: CCP2 Interrupt Flag bit

Capture Mode
 1 = A TMR1 register capture occurred (must be cleared in software)
 0 = No TMR1 register compare match occurred

Compare Mode
 1 = A TMR1 register compare match occurred (must be cleared in software)
 0 = No TMR1 register compare match occurred

PWM Mode
 Unused

FIGURE 4-16: PCON REGISTER (ADDRESS 8Eh)

bit7	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-q
—	—	—	—	—	—	POR	BOF⁽¹⁾

Note: R = Readable bit
W = Writable bit
U = Unimplemented bit,
read as '0'
-n = Value at POR reset

bit 7-2: Unimplemented: Read as '0'

bit 1: **POR:** Power-on Reset Status bit
1 = No Power-on Reset occurred
0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0: **BOF⁽¹⁾:** Brown-out Reset Status bit
1 = No Brown-out Reset occurred
0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Note 1: Brown-out Reset is not implemented on the PIC16C73/74.

TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input
RA1/AN1	bit1	TTL	Input/output or analog input
RA2/AN2	bit2	TTL	Input/output or analog input
RA3/AN3/VREF	bit3	TTL	Input/output or analog input or V _{REF}
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	--0x 0000	--0u 0000
85h	TRISA	—	—	PORTA Data Direction Register						--11 1111	--11 1111
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	---- -000	---- -000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

TABLE 5-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB Data Direction Register								1111 1111	1111 1111
81h, 181h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

TABLE 5-5: PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2(1)	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK(2)	bit6	ST	Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock
RC7/RX/DT(2)	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data

Legend: ST = Schmitt Trigger input

Note 1: The CCP2 multiplexed function is not enabled on the PIC16C72.

2: The TX/CK and RX/DT multiplexed functions are not enabled on the PIC16C72.

TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxxxx xxxx	uuuu uuuu
87h	TRISC									1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

TABLE 5-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL(1)	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL(1)	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL(1)	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL(1)	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL(1)	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL(1)	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL(1)	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL(1)	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger Input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTD Data Direction Register								1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits			0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)

	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
bit7	IBF	OBF	IBOV	PSPMODE	—	bit2	bit1	bit0

R = Readable bit
 W = Writable bit
 U = Unimplemented bit,
 read as '0'
 - n = Value at POR reset

bit 7: **IBF:** Input Buffer Full Status bit
 1 = A word has been received and is waiting to be read by the CPU
 0 = No word has been received

bit 6: **OBF:** Output Buffer Full Status bit
 1 = The output buffer still holds a previously written word
 0 = The output buffer has been read

bit 5: **IBOV:** Input Buffer Overflow Detect bit (in microprocessor mode)
 1 = A write occurred when a previously input word has not been read (must be cleared in software)
 0 = No overflow occurred

bit 4: **PSPMODE:** Parallel Slave Port Mode Select bit
 1 = Parallel slave port mode
 0 = General purpose I/O mode

bit 3: **Unimplemented:** Read as '0'

PORTE Data Direction Bits

bit 2: **Bit2:** Direction Control bit for pin RE2/CS/AN7
 1 = Input
 0 = Output

bit 1: **Bit1:** Direction Control bit for pin RE1/WR/AN6
 1 = Input
 0 = Output

bit 0: **Bit0:** Direction Control bit for pin RE0/RD/AN5
 1 = Input
 0 = Output

TABLE 5-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in parallel slave port mode or analog input: <u>RD</u> 1 = Not a read operation 0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in parallel slave port mode or analog input: <u>WR</u> 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in parallel slave port mode or analog input: <u>CS</u> 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE	—	—	—	—	—	RE2	RE1	RE0	—	—XXX
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits	0000	1111	0000	—111
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	—	—000


Legend: X = unknown, U = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	Port data latch when written: Port pins when read								xxxx	uuuu
09h	PORTE	—	—	—	—	RE2	RE1	RE0	—	—	uuuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data Direction Bits			—	—
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 -111	0000 -111
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	—	—	—	—	—	PCFG2	PCFG1	PCFG0	—	—

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

FIGURE 7-1: TIMER0 BLOCK DIAGRAM



Note 1: T0CS, T0SE, PSA, PS2:PS0 (OPTION<5:0>).

2: The prescaler is shared with Watchdog Timer (refer to Figure 7-6 for detailed block diagram).

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h,101h	TMR0	Timer0 module's register									xxxxxx xxxxuuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION	RBU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	—	—	PORTA Data Direction Register							

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

FIGURE 7-6: BLOCK DIAGRAM OF THE TMR0/WDT PRESCALER




FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit7	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON
bit 7-6:	Unimplemented: Read as '0'							
bit 5-4:	T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits							
	11 = 1:8 Prescale value							
	10 = 1:4 Prescale value							
	01 = 1:2 Prescale value							
	00 = 1:1 Prescale value							
bit 3:	T1OSCEN: Timer1 Oscillator Enable Control bit							
	1 = Oscillator is enabled							
	0 = Oscillator is shut off							
	Note: The oscillator inverter and feedback resistor are turned off to eliminate power drain							
bit 2:	<u>T1SYNC:</u> Timer1 External Clock Input Synchronization Control bit							
	<u>TMR1CS = 1</u>							
	1 = Do not synchronize external clock input							
	0 = Synchronize external clock input							
	<u>TMR1CS = 0</u>							
	This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.							
bit 1:	TMR1CS: Timer1 Clock Source Select bit							
	1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)							
	0 = Internal clock (Fosc/4)							
bit 0:	TMR1ON: Timer1 On bit							
	1 = Enables Timer1							
	0 = Stops Timer1							

FIGURE 8-2: TIMER1 BLOCK DIAGRAM




TABLE 8-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	RBIE	TOIE	INTF	RBIF	Value on: POR, BOR	Value on all other resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE					0000 000x	0000 000u	
0Ch	PIR1	PSPIF ^(1,2)	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
8Ch	PIE1	PSPIE ^(1,2)	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000	
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu	
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	-00 0000	-uu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note:

- Bits PSPIF and PSPIE are reserved on the PIC16C73/73A/76, always maintain these bits clear.
- The PIC16C72 does not have a Parallel Slave Port or a USART, these bits are unimplemented, read as '0'.

FIGURE 9-1: TIMER2 BLOCK DIAGRAM



Note 1: TMR2 register output can be software selected
by the SSP Module as a baud clock.

FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	
bit 6-3:	TOUTPS3:TOUTPS0:	Timer2 Output Postscale Select bits							
	0.000 = 1:1 Postscale								
	0.001 = 1:2 Postscale								
	•								
bit 7:	Unimplemented: Read as '0'								
bit 6-3:	TMR2ON:	Timer2 On bit							
	1 = Timer2 is on								
	0 = Timer2 is off								
bit 1-0:	T2CKPS1:T2CKPS0:	Timer2 Clock Prescale Select bits							
	0.0 = Prescaler is 1								
	0.1 = Prescaler is 4								
	1.x = Prescaler is 16								

R = Readable bit
 W = Writable bit
 U = Unimplemented bit,
 read as '0'
 -n = Value at POR reset

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000X	0000 0004
0Ch	PIR1	PSP1F ^(1,2)	ADIF	RC1F ⁽²⁾	TX1F ⁽²⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSP1E ^(1,2)	ADIE	RC1E ⁽²⁾	TX1E ⁽²⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 module's register								0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	PR2	Timer2 Period Register								1111 1111	1111 1111

TABLE 10-1: CCP MODE - TIMER RESOURCE

CCPx Mode	CCPy Mode	Timer Resource
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

TABLE 10-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM




FIGURE 10-3: COMPARE MODE OPERATION BLOCK DIAGRAM




FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h)/CCP2CON REGISTER (ADDRESS 1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit7							

R = Readable bit
 W = Writable bit
 U = Unimplemented bit,
 read as '0'
 - n = Value at POR reset

bit 7-6: **Unimplemented:** Read as '0'

bit 5-4: **CCPxX:CCPxY:** PWM Least Significant bits


- Capture Mode: Unused
- Compare Mode: Unused

PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0: **CCPxM3:CCPxM0:** CCPx Mode Select bits

- 0000 = Capture/Compare/PWM off (resets CCPx module)
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, set output on match (CCPxIF bit is set)
- 1001 = Compare mode, clear output on match (CCPxIF bit is set)
- 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)
- 1011 = Compare mode, trigger special event (CCPxIF bit is set; CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled))
- 11xx = PWM mode

Implementacija časovnika v PIC-u



■ Uporaba časovnika

Želimo doseči zakasnitev za 10ms pri uri 10Mhz.

$$T = 10 \text{ ms} = 1/F \rightarrow F = 100 \text{ Hz}$$

$$\begin{aligned} F &= Ura/4/\text{preddelilnik/TMR0} \\ &= 10000000/4/\text{preddelilnik/TMR0} = 100 \\ \text{Ura} &= 10 \text{ Mhz} = 100000000 \text{ Hz} \\ \Rightarrow \text{preddelilnik/TMR0} &= 25000 \end{aligned}$$

$$\text{če izberemo preddelilnik} = 256$$

$$\Rightarrow \text{TMR0} \approx 97=61\text{h}$$

```
TMR0 EQU 1 ; definicija simboličnih konstant
STATUS EQU 3
...
START MOVLW 07h ; inicializacija časovne logike
OPTION
...
CRLF TMR0 ; časovnik postavimo na 0
CAKAJ MOVF TMR0, 0 ; vrednost časovnika prenesemo v W
SUBLW 61h ; in odštejemo 97
BTFS S STATUS, 2 ; testiramo zastavico Z
GOTO CAKAJ ; zastavica Z=0 => TMR0<97
... ; Z=1 => TMR0=97 => čas je potekel
```