

Programmerbar logikk

En enkel innføring

Agenda

- Etablere en sammenheng for å lære VHDL
- Kort omkonstruksjon med 74-serien
- Vise hensikten konstruksjoner i programmerbar logikk
- Gå igjennom enkle PLD arkitekturer

Litt om konstruksjon med 74-serien (TTL-logikk)


- Texas Instrument
 - Tidligst ute med logikkseriene 54/74
- Hvordan konstruere med TTL
 - Sannhetstabeller
 - Gir sum av produkter/produkt av summer
 - Boolske ligninger optimaliseres ved Karnaughdiagram
 - Vil gjerne ha designet implementert med bare NOR eller NAND
 - Benytter DeMorgan teoremer:

$$X = AB + CD + BD + BC + AD + AC$$

↓

$$X = \overline{\overline{AB} \cdot \overline{CD} \cdot \overline{BD} \cdot \overline{BC} \cdot \overline{AD} \cdot \overline{AC}}$$

Logiske porter (Gates)




54/74-serien

54/74 Series	Description
7400	Quadruple 2-input positive-NAND gates: $Y = \overline{AB}$
7402	Quadruple 2-input positive-NOR gates: $Y = \overline{A + B}$
7404	Hex inverters: $Y = \overline{A}$
7408	Quadruple 2-input positive-AND gates: $Y = AB$
7430	8-input positive-NAND gates: $Y = \overline{ABCDEFGH}$
7432	Quadruple 2-input positive-OR gates: $Y = A + B$
7451	Dual AND-OR-INVERT gates: $Y = \overline{AB + CD}$
7474	Dual D-type positive-edge-triggered flip-flops with preset and clear
7483	4-bit binary full adder with fast carry
7486	Quadruple 2-input exclusive-OR gates: $Y = A \oplus B$
74109	Dual J-K positive-edge-triggered flip-flops with preset and clear
74157	Quadruple 2-to-1 multiplexers
74163	Synchronous 4-bit counter with synchronous clear
74180	9-bit odd/even parity generator/checker
74374	Octal D-type flip-flops

TTL-logikken er ikke død

- Kommer stadig nye serier

Welcome to the World of TI Logic



THE WORLD LEADER IN LOGIC PRODUCTS




TTL-logikken er ikke død

- TTL familien finner stadig nye anvendelser og det kommer stadig nye serier

Selecting a Logic Family...

Designer Careabouts...

TI Offers...



DOC is a trademark of Texas Instruments.

[†]AVC products with DOC™ increase dynamic drive during switching


THE WORLD LEADER IN LOGIC PRODUCTS



TTL-logikken er ikke død

- De opprinnelige seriene er på vei til å fases ut, mens nye kommer til.

Product Life Cycle



Investment levels for new products are at an all-time high.
End-equipment requirements are accelerating new product introduction.

TI remains committed to be the last supplier in the older families.

Tilbake

THE WORLD LEADER IN LOGIC PRODUCTS

TEXAS
INSTRUMENTS

Karnaughdiagram

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

		CD			
AB		00	01	11	10
	00	0	0	1	0
	01	0	1	1	1
	11	1	1	1	1
	10	0	1	1	1

$$X = AB + CD + BD + BC + AD + AC$$


Karnaughdiagram forts.

A	B	C	D	X
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

		CD			
		00	01	11	10
AB	00	1	1	0	1
	01	1	0	0	0
	11	0	0	0	0
	10	1	0	0	0

$$\overline{X} = \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{D} + \overline{A}\overline{C}\overline{D} + \overline{B}\overline{C}\overline{D}$$



Implementasjon med TTL (nand)



$$X = AB + CD + BD + BC + AD + AC$$


$$X = \overline{\overline{AB} \cdot \overline{CD} \cdot \overline{BD} \cdot \overline{BC} \cdot \overline{AD} \cdot \overline{AC}}$$

Hazards





Enkel krets med Hazard

$$f = x_2x_1 + x_3\bar{x}_2$$





$$f = x_3\bar{x}_2 + x_2x_1$$



Eliminasjon av Hazard


- Setter inn ekstra gate




Hva er programmerbare kretser

- PAL (Programable Array Logikk)

logic diagram (positive logic)



PAL basis elementer



PAL programming





Fig. 4.2 The four possible situations after programming a single node.


PAL

- Bruk av overskudd porter til å gjøre ekstra modifikasjoner




PAL 16L8

logic diagram (positive logic)




PAL 16R8

logic diagram (positive logic)



PAL design process



CUPL – lavnivå PLD språk

```
Name 4BIT_COUNTER;
Device V2500B;

/* inputs */
pin 1 = CLK;
pin 3 = LD_;
pin 17 = RST_;
pin [18,19,20,21] = [I0,I1,I2,I3];

/* outputs */
pin [4,5,6,7] = [Q0,Q1,Q2,Q3];


field CNT = [Q3,Q2,Q1,Q0];

/* equations */
Q3.T = (!Q2 & !Q1 & !Q0) & LD_ & RST_ # Q3 & !RST_ # (Q3 $ I3) & !LD_;
Q2.T = (!Q1 & !Q0) & LD_ & RST_ # Q2 & !RST_ # (Q2 $ I2) & !LD_;
Q1.T = !Q0 & LD_ & RST_ # Q1 & !RST_ # (Q1 $ I1) & !LD_;
Q0.T = LD_ & RST_ # Q0 & !RST_ # (Q0 $ I0) & !LD_;


CNT.CK = CLK;
CNT.OE = 'h'F;
CNT.AR = 'h'0;
CNT.SP = 'h'0;
```

Lattice

Lattice: A History of Innovation and Performance.



Lattice forts.



Programmeringsteknologier

- EPROM
 - Electric Programmable ROM
- EEPROM
 - Electric Erasable Programmable ROM
- FLASH

"Wired" AND med EPROM celler





Figure 2-8 Creating a wired-AND with EPROM cells

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$


EPROM celle

- Eprom er basert på FAMOS transistorer (Floating gate Avalanche MOS)



EEPROM celle

- "Wired" AND med EEPROM celler



EEPROM celle

- Basert på FLOTOX transistorer
 - FLOating gate Tunnel OXide transistors





Figure 2-11 Structure of a FLOTOX transistor [Reprinted by permission of Intel Corporation. © 1981 Intel Corporation.]

FLASH


- Basert på FAMOS transistor som EPROM
- Flytende gate delt med en "erase" transistor som tar ladninger bort ved "tunneling"



PLD-Programable Logic Device


- PLD er mer komplekse enn PAL'er
- 22V10 var den første PLD og er mye brukt

LOGIC DIAGRAM



18956D-006


Makrocelle



S_1	S_0	Output Configuration
0	0	Registered/Active Low
0	1	Registered/Active High
1	0	Combinatorial/Active Low
1	1	Combinatorial/Active High

0 = Programmed EE bit
1 = Erased (charged) EE bit

Timing modell



3-bits teller implementert i 22V10

3 bits
teller

PS a b c	In e	NS A B C	Out x y
000	0	000	00
000	1	001	00
001	0	001	00
001	1	010	00
010	0	010	00
010	1	011	00
011	0	011	00
011	1	100	00
100	0	100	10
100	1	101	10
101	0	101	10
101	1	110	10
110	0	110	11
110	1	111	11
111	0	111	10
111	1	000	10

$$x = a$$

$$y = abc$$

A

ce	00	01	11	10	
ab	00	0	0	0	0
01	0	0	1	0	
11	1	1	0	1	
10	1	1	1	1	

$$A = \bar{a}\bar{b} + \bar{a}c + a\bar{e} + ab\bar{c}e$$

B

ce	00	01	11	10
ab	00	0	1	0
01	1	1	0	1
11	1	1	0	1
10	0	0	1	0

$$B = \bar{b}c + \bar{b}e + b\bar{c}e$$

C

ce	00	01	11	10
ab	00	0	1	0
01	0	1	0	1
11	0	1	0	1
10	0	1	0	1

$$C = \bar{c}e + c\bar{e}$$

3-bits teller implementert i 22V10

